Attention

This documentation is a work in progress. Expect to see errors and unfinished things.

interp1

Pinout

Ports

Table 72 interp1_port_table

Signal	Direction	Description
clk	Input
x[17:0]	Input
y[15:0]	Output

Implementation and use

The portable Verilog implementation can be found in interp1 Source File